

April 1988 Revised October 2000

## 74F827 • 74F828 10-Bit Buffers/Line Drivers

#### **General Description**

The 74F827 and 74F828 10-bit bus buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR output enables for maximum control flexibility.

The 74F828 is an inverting version of the 74F827.

#### **Features**


- 3-STATE output
- 74F828 is inverting


#### **Ordering Code:**

Order Number	Package Number	Package Description
74F827SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F827SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74F828SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F828SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


#### **Connection Diagrams**






### **Logic Symbols**






07 08

09





#### **Unit Loading/Fan Out**

D<sub>9</sub>

Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>		
$\overline{OE}_1$ , $\overline{OE}_2$	Output Enable Input	1.0/1.0	20 μA/-0.6 mA		
D <sub>0</sub> –D <sub>7</sub>	Data Inputs	1.0/1.0	20 μA/-0.6 mA		
O <sub>0</sub> -O <sub>7</sub>	Data Outputs, 3-STATE	600/106.6 (80)	-12 mA/64 mA (48 mA)		

#### **Functional Description**

The 74F827 and 74F828 are line drivers designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density. The devices have 3-STATE outputs controlled by the Output Enable (OE) pins. The outputs can sink 64 mA and source 15 mA. Input clamp diodes limit high-speed termination effects.


#### **Function Table**

Ī	Inp	uts	Outputs		
	OE	D <sub>n</sub>	C	) <sub>n</sub>	Function
			74F827	74F828	
ĺ	L	Н	Н	L	Transparent
	L	L	L	Н	Transparent
	Н	X	Z	Z	High Z

H = HIGH Voltage level L = LOW Voltage Level

Z = High Impedance X = Immaterial

## **Logic Diagrams**



# 74F828 ō<sub>6</sub> $\bar{o}_5$ $\overline{o}_8$ $\vec{o}_9 \qquad \vec{o}_8 \qquad \vec{o}_7 \qquad \vec{o}_6 \qquad \vec{o}_5 \qquad \vec{o}_4 \qquad \vec{o}_3 \qquad \vec{o}_2 \qquad \vec{o}_1 \qquad \vec{o}_0$ Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings(Note 1)

## Recommended Operating Conditions

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$ 

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{ll} \mbox{Standard Output} & -0.5\mbox{V to V}_{\mbox{CC}} \\ \mbox{3-STATE Output} & -0.5\mbox{V to +5.5V} \end{array}$ 

Current Applied to Output

in LOW State (Max) twice the rated  $I_{OL}$  (mA)

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.


#### **DC Electrical Characteristics**

Symbol Parameter		Min	Тур	Max	Units	V <sub>CC</sub>	Conditions		
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltag	је			-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.4					$I_{OH} = -3 \text{ mA}$	
	Voltage	10% V <sub>CC</sub>	2.0			V	Min	$I_{OH} = -15 \text{ mA}$	
		$5\% V_{CC}$	2.7					$I_{OH} = -3 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.55	V	Min	I <sub>OL</sub> = 64 mA	
I <sub>IH</sub>	Input HIGH				5.0	μА	Max	\/ = 2.7\/	
	Current				3.0	μΛ		$V_{IN} = 2.7V$	
I <sub>BVI</sub>	Input HIGH Current				7.0	μА	Max	V <sub>IN</sub> = 7.0V	
	Breakdown Test				7.0	μΛ			
I <sub>CEX</sub>	Output HIGH			50	μА	Max	V		
	Leakage Current				30	μΛ	IVIAA	$V_{OUT} = V_{CC}$	
$V_{ID}$	Input Leakage		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA	
	Test		4.73			v	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage			3.75	μА	0.0	V <sub>IOD</sub> = 150 mV		
	Circuit Current			3.73	μΛ	0.0	All Other Pins Grounded		
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V	
I <sub>OZH</sub>	Output Leakage Current				50	μΑ	Max	V <sub>OUT</sub> = 2.7V	
l <sub>OZL</sub>	Output Leakage Current				-50	μΑ	Max	V <sub>OUT</sub> = 0.5V	
Ios	Output Short-Circuit Curr	ent	-100		-225	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>ZZ</sub>	Bus Drainage Test				500	μΑ	0.0V	V <sub>OUT</sub> = 5.25V	
I <sub>CCH</sub>	Power Supply Current (74	4F827)		30	45	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current (74	4F827)		60	90	mA	Max	$V_O = LOW$	
I <sub>CCZ</sub>	Power Supply Current (74	4F827)		40	60	mA	Max	V <sub>O</sub> = HIGH Z	
I <sub>CCH</sub>	Power Supply Current (74	4F828)		14	20	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current (74	4F828)		56	85	mA	Max	$V_O = LOW$	
I <sub>CCZ</sub>	Power Supply Current (74	4F828)		35	50	mA	Max	V <sub>O</sub> = HIGH Z	

#### **AC Electrical Characteristics**

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_{A} = -55^{\circ}\text{C to } +125^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_{L} = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0$ V $C_L = 50$ pF		Units
		Min	Тур	Max	Min	Max	Min	Max	Ì
t <sub>PLH</sub>	Propagation Delay	1.0	3.0	5.5	1.0	7.5	1.0	6.5	20
t <sub>PHL</sub>	Data to Output (74F827)	1.5	3.3	5.5	1.5	7.0	1.5	6.0	ns
t <sub>PLH</sub>	Propagation Delay	1.0	3.0	5.0			1.0	5.5	ns
t <sub>PHL</sub>	Data to Output (74F828)	1.0	2.0	4.0			1.0	4.0	115
t <sub>PZH</sub>	Output Enable Time	3.0	5.7	9.0	2.5	10.0	2.5	9.5	ns
t <sub>PZL</sub>	OE to O <sub>n</sub>	3.5	6.8	11.5	3.0	12.5	3.0	12.0	115
t <sub>PHZ</sub>	Output Disable Time	1.5	3.3	8.0	1.5	9.0	1.5	8.5	ns
t <sub>PLZ</sub>	OE to O <sub>n</sub>	1.0	3.5	8.0	1.0	9.0	1.0	8.5	115





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com